

WHAT IS CLAIMED IS:

1. A computer system, comprising:

5 system memory;

a voltage regulator configured to provide a supply voltage to a plurality of components in the computer system, wherein one of the components is a switching regulator;

10

the switching regulator, wherein the switching regulator is configured to regulate the supply voltage and to provide a termination voltage to the system memory; and

15

a clamping circuit, wherein the clamping circuit comprises a detecting stage and a clamping stage, wherein the detecting stage is configured to activate the clamping stage when the supply voltage exceeds a first voltage level, and wherein the clamping stage is coupled to the detecting stage and configured to reduce the supply voltage in response to being activated by the detecting stage.

20

2. The computer system of claim 1, wherein the system memory comprises DDR SDRAM.

25 3. The computer system of claim 1, wherein the detecting stage comprises a voltage divider coupled to the supply voltage and configured to monitor the supply voltage, wherein the voltage divider provides a voltage activating the clamping stage when the supply voltage exceeds the first voltage level.

4. The computer system of claim 1, wherein the clamping stage is configured to reduce the supply voltage by shunting current to ground.
5. The computer system of claim 4, wherein the clamping stage comprises a shunt regulator.
6. The computer system of claim 5, wherein the clamping stage further comprises a transistor, wherein the shunt regulator is configured to provide a base current to the transistor, and wherein the transistor is configured to reduce the supply voltage by shunting current to ground when provided with the base current.
7. The computer system of claim 1, wherein the first voltage level is lower than a maximum voltage level.
8. The computer system of claim 7, wherein the clamping stage is further configured to prevent the supply voltage from exceeding the maximum voltage level.
9. The computer system of claim 7, wherein the maximum voltage level is a voltage level that causes erroneous behavior in a first portion of the components provided with the supply voltage.
10. The computer system of claim 1, wherein the detecting stage is further configured to not activate the clamping stage when the supply voltage does not exceed the first voltage level.
11. The computer system of claim 1, wherein the clamping stage is further configured to stop reducing the supply voltage when the detecting stage stops detecting that the supply voltage exceeds the first voltage level.
12. A method of operating a computer system, comprising:

providing a voltage rail to a plurality of components in the computer system,
wherein the voltage rail is provided by a linear regulator, and wherein the
plurality of components comprise a switching regulator;

5

providing a termination voltage to system memory, wherein the termination
voltage is provided by the switching regulator;

detecting when the voltage rail exceeds a first voltage level; and

10

clamping the voltage rail in response to said detecting so that the voltage rail does
not exceed a maximum voltage level, wherein the maximum voltage level
is a voltage level that causes erroneous behavior in a first portion of the
components provided with the voltage rail.

15

13. The method of claim 12, wherein the system memory comprises DDR SDRAM.

14. The method of claim 12, wherein said clamping only occurs while the voltage rail
is detected to be exceeding the first voltage level.

20

15. The method of claim 12, wherein said detecting comprises using a voltage divider
to measure the voltage rail.

25

16. The method of claim 12, wherein said clamping comprises shunting current from
the voltage rail to ground.

30

17. The method of claim 12, wherein said clamping comprises activating a shunt
regulator, wherein the shunt regulator is configured to shunt current to ground when
activated.

18. The method of claim 12, wherein said clamping comprises using a shunt regulator to activate a transistor coupled to the voltage rail, wherein the transistor is configured to shunt current from the voltage rail to ground when activated.

5 19. The method of claim 12, wherein said clamping is done quickly enough that the voltage rail does not exceed the maximum voltage level.

20. The method of claim 19, wherein the first voltage level is lower than the maximum voltage level.

10

21. A clamping circuit configured to clamp a voltage rail in a computer system comprising:

15

a voltage divider coupled to the voltage rail and to a shunt regulator, wherein the voltage divider is configured to apply an input voltage to the shunt regulator, wherein the voltage divider is configured so that the input voltage is greater than or equal to a reference voltage level of the shunt regulator when a voltage rail voltage on the voltage rail is greater than or equal to a first voltage level, and wherein the voltage divider is configured so that the input voltage is less than the reference voltage level when the voltage rail voltage is less than the first voltage level;

20

the shunt regulator coupled to the voltage divider, wherein the shunt regulator is configured to turn on when the input voltage is greater than or equal to the reference voltage level and turn off when the input voltage is less than the reference voltage level; and

25

a transistor coupled to the voltage rail and to the shunt regulator, wherein the transistor is configured to turn on in response to the shunt regulator turning on, wherein the transistor is configured to sink current from the voltage

30

Sub
Ag

Sub 2

rail when the transistor is on to decrease the voltage rail voltage below the first voltage level, and wherein the transistor is further configured to turn off when the shunt regulator is off.

- 5 22. The clamping circuit of claim 21, further comprising a current-limiting resistor coupled between the shunt regulator and the transistor.

Year	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	